

Status and Future Direction & Strategic Initiative of Taiwan's Semiconductor Industry on AI

Ray Yang 楊瑞臨


Consulting Director

ITRI Industry, Science and Technology International Strategy Center

17 October 2019




Taiwan's IC Industry Sales is Expected to Reach NT\$2,621B (US\$87B) in 2019




Taiwan's IC industry in 2019 is expected to reach NT\$2,621.4B (US\$86.8B) (0.1% growth from 2018), with NT\$671.1B by **Fabless (US\$22.2B) (YoY 4.6% increase)**, and with NT\$1,454.7B by manufacturing (US\$48.2B) (**Pure Foundry NT\$1,306B (US\$43.2B) YoY up 1.6%**; **IDM NT\$148.7B (US\$4.9B) YoY down 25.8%**), and with NT\$344.3B by **Packaging (US\$11.4B) YoY 0.1% decrease**, and with NT\$151.3B by **Testing (US\$5B) YoY up 1.9%**. Exchange rate NT\$/US\$ = 30.2

Taiwan's IC Industry Outperform WW with 5.6% Forecasted YoY Growth in 2020




Foundry Business Contributes the Most to Taiwan's Semiconductor Industry, Followed by Fabless

Taiwan semi production value distribution




2019 Taiwan Accounts for 73% of WW Pure Foundry Market

Worldwide Pure Foundry Revenue




2019 Taiwan's IC Packaging & Testing Contributes 55% of Worldwide SATS Market

Worldwide SATS Revenue




Taiwan's IC Design Industry Needs Strategic Approach to Move up (17% of Worldwide 2019)

Worldwide IC Design Revenue



Five Key Platforms of Digital Business


- Optimization with AI and 5G Injection -



5G Free up Bi-directional AI+IoT/Edge System

IoT and AI co-create a virtuous cycle for digital transformation

- IoT's missing puzzle is killer application; on the contrary, AI's missing puzzle is data, making both of which complement with each other.





An NSF Expedition Project

REAL-TIME INTELLIGENT SECURE EXPLAINABLE SYSTEMS

Current Founding Sponsors



FUTUREWEI


**Collaboration between 2 ecosystems of AI and 5G
is a must to co-optimize cloud-to-edge systems'
performance, cost, and energy efficiency**




AI Trends and Opportunities

Leveraging 5G to Build a Cloud-Edge Hybrid Model


Collaborative development and co-optimization between hardware and software



A Funded Initiative and 4-years' AI-on-Chip Program



Benchmark and Look for Partnership with Stakeholders of DARPA Electronics Resurgence Initiative






- DRBE : Digital RF Battlespace Emulator
- **PIPES** : Photonics in the Package for Extreme Scalability
- T-MUSIC : Technologies For Mixed-Mode Ultra Scaled Integrated Circuits
- GAPS : Guaranteed Architectures for Physical Security
- **FRANC** : Foundations Required for Novel Compute
- 3DSOC : Three Dimensional Monolithic System-on-a-Chip
- DSSOC : Domain-Specific System on Chip
- **SDH** : Software Defined Hardware
- POSH : Posh Open Source Hardware
- IDEA : Intelligent Design of Electronic Assets
- RTML : Real Time Machine Learning
- **CHIPS** : Common Heterogeneous Integration and IP Reuse Strategies
- HIVE : Hierarchical Identify Verify Exploit
- **CRAFT** : Circuit Realization At Faster Timescales


ITRI Addressing the Need for Low-cost and Volume-scalability

Si-Photonics PKG & Test Opportunities

Focus on optical I/O packaging, laser diode integration, silicon photonics IC integration and testing



Use-case-driven AloT in Verticals under 5G Context Pose Challenges to Semi Industry




AI on Chip Taiwan Alliance (AITA)



Creating AI Business Opportunities

- Integrating AI Chip and applications into an AI eco-system
- Connecting the enterprise with startups
- Attracting more investments from industries



Created by Aiden Icons
from Noun Project

Developing Key Technologies

- Industry establishes SIG
- Leverage academy, research-institute and industrial research capability




Created by Alina Oleynik
from Noun Project

Accelerating Product Development


- Develop the specs. for common interface
- Create a platform for long term investments

Global Edge AI Chip Market Expected to Grow Exponentially and Exceed US\$30B in 2025

By 2023, over 20% of revenue from ASSPs and ASICs within IoT endpoint or edge device will have local AI functionality and capability




Benefits to Semiconductor Industry by AI Deployment



Prognostic and Health Management by ITRI for Semi Industry

- PHM is based on AI and machine learning which analyzes the processing data generated by machines & monitors and predicts in real time as well as presents with visualized insights.*


Requirements : Fault/Failure prognosis for semiconductor manufacturing



Data Visualization




Four levels of PHM's primary technology operating flow



ITRI Case : CyberEpi Optimizes Epitaxial Process

- CyberEpi is a software through **multi-physical and chemical coupling simulation analysis**, as well as **heat flow field visualization technology**
- CyberEpi can **reduce control time** of the epitaxial process, **from weeks to hours** which formerly required and performed only by epitaxy expert with try-and-error endeavor
- CyberEpi **serves as a Digital Twin** of MOCVD system; **shortens R&D and product launch cycle** of LEDs, solar cells, and high-power integrated circuits

CyberEpi Operation Architecture



CyberEpi Performance Index

	Traditional → CyberEpi	Improve
Control time	Reduction 1 Week → 2 hours	98% ↑
Uniformity (Epitaxial Process)	Increase 92% → 95%	3% ↑
Time to market	Faster 3 Month → 1 Month	66% ↑

Manufacturing Big Data Analytics to derive control rules for cycle reduction

IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING

1

Manufacturing Intelligence to Exploit the Value of Production and Tool Data to Reduce Cycle Time

Chung-Jen Kuo, Chen-Fu Chien, *Member, IEEE*, and Chen-Tao Chen

Abstract—Cycle time reduction is crucial for semiconductor wafer fabrication companies to maintain competitive advantages as the semiconductor industry is becoming more dynamic and changing faster. According to Little’s Law, while maintaining the same throughput level, the reduction in Work-in-Process (WIP) will result in cycle time reduction. On one hand, the existing queueing models for predicting the WIP of tool sets in wafer fabrication facilities (fab) have limitations in real settings. On the other hand, little research has been done to predict the WIP of tool sets with tool dedication and waiting time constraint so as to control the corresponding WIP levels of various tool sets to reduce cycle time without affecting throughput. This study aims to fill the gap by proposing a manufacturing intelligence (MI) approach based on neural networks (NNs) to exploit the value of the wealthy production data and tool data for predicting the WIP levels of the tool sets for cycle time reduction. To validate this approach, empirical data were collected and analyzed in a leading semiconductor company. The comparison results have shown practical viability of this approach. Furthermore, the proposed approach can identify and improve the critical input factors for reducing the WIP to reduce cycle time in a fab.

changing faster in consumer era. Therefore, time-to-market and cycle time reduction have become increasingly critical issues for both research and practice.

According to Little’s Law, while maintaining the throughput level of individual tool sets in a fab, reducing the WIP levels will reduce the cycle time. There is a gap to effectively determine appropriate Work-in-Process (WIP) levels for various tool sets in a fab in light of dynamic nature of wafer fabrication and complicated product mix on line. Indeed, a number of queueing and simulation models have been developed in predicting the WIP or the cycle time of tool sets in a fab. However, most of the studies applying queueing models have limitations in real settings due to the requisite assumptions to which few real-world systems conform [1], [2]. In particular, conventional queueing theory assumes all the servers are identical in a service center. However, tool dedication constraint for wafer fabrication requires that certain tools in a tool set can process only part of products or processing steps. That is, the tools in the tool set are not identical




Factor	Relation with WIP	% of tool sets conform to the relation	Sensitivity ratio	Managerial implications
m	—	92%	0.83	--
u	—	93%	0.28	To relax tool dedication for non-critical products
λ	+	95%	1.06	--
C_a	+	87%	0.38	To smooth hour-to-hour lot arrivals
v	—	94%	1.37	To improve tool availability
D_v	+	73%	0.28	To balance non-available tool events among hours
s_0	+	86%	0.77	To shorten process time
C_{s0}	+	79%	0.18	To evaluate effect of merging similar recipes on WIP
l	+	81%	0.44	To merge or split lots until the mean lot size approach the optimal level
D_l	+	88%	0.24	
b	$- \rightarrow +$	83%	0.72	To develop model to determine the optimal batch size by recipes
D_b	+	76%	0.37	
r	+	75%	0.46	To simplify number of recipes
rw	—	82%	0.22	To eliminate unnecessary waiting time constraints
tw	—	88%	0.56	To relax the specification for waiting time constraint

Taiwan's Semiconductor Ecosystem Attracts Foreign Partners



Mitsui Chemicals





Thank You

Ray, Jui-Lin Yang

Consulting Director

Principal Investigator, Semiconductor International Collaboration

ray@itri.org.tw

+886-2-27377357

Jerry, Mao-Jung Peng

Semi Dept Manager

jerrypeng@itri.org.tw

+886-3-5917044

IEK Consulting

<http://www.iek.org.tw>

Given the rapid pace of change in cutting-edge technology and industry development, the timeliness and comprehensiveness of the information included in this presentation cannot be guaranteed by ITRI. Users of this presentation shall bear full liability for any injury or loss that may be sustained as a result. The Copyright of this presentation belongs to ITRI and none of this presentation, either in part or in whole, in any form, may be reproduced, publicly transmitted, modified or distributed or used by other means without permission from ITRI.