

ALD/CVD High K and **Metal Precursors**

For Semiconductor Applications

TECHCET

A Critical Materials Report

Prepared by

J. Sundqvist, Ph.D. & K. Holland, Ph.D.

TECHCET CALLC

PO Box 3056 Rancho Santa Fe, CA 92067

www.TECHCET.com

info@TECHCET.com

+1-480-382-8336

RESEARCH METHODOLOGY

TECHCET employs subject matter experts having first-hand experience within the industries, which they analyze. Most of TECHCET's analysts have over 25 years of direct and relevant experience in their field. Our analysts survey the commercial and technical staff of IC manufacturers and their suppliers, and conduct extensive research of literature and commerce statistics to ascertain the current and future market environment and global supply risks. Combining this data with TECHCET's proprietary, quantitative wafer forecast results in a viable long-term market forecast for a variety of process materials.

Readers Note: This report represents the interpretation and analysis of information generally available to the public or released by responsible agencies or individuals. Data was obtained from sources considered reliable. However, accuracy or completeness is not quaranteed.

Table of Contents

1	Exe	ecutive Summary	8
2	Sco	ppe	14
3	IC T	Fechnology Roadmap and Implications	16
_	3.1	Logic Transistor Evolution	
	3.2	Metallization Evolution	
	3.2.	More than Moore by Interposer and 3D Stacked Packaging Technologies	33
	3.3	Memory Evolution	
	3.4	ALD & materials enabled patterning evolution	43
	3-5	Implication of Device Evolution to IC Fabs, Processes and Materials	50
	3.6	Looking Beyond 2022	56
	3.6.	1 Moving from 300mm to 450mm Wafers	6o
	3.6.	2 The martials supply chain	63
	3.7	Forecast of Wafer Starts by Nodes and Product Mixes by Year	66
4	Hig	h-K/Metal Gate Logic, DRAM & NAND Precursors	69
	4.1	Application Description and Current Gate Materials	71
	4.2	FEOL Logic Metal Precursor Overview	₇ 6
	4.3	Future High-k/Metal Gate and Requirements	77
	4.4	High-k capacitor precursor for Memory technologies	₇ 8
	4.5	High K Current Capacitor materials and precursors	81
	4.6	High K Capacitor Market and Forecast	82
	4.7	Long Term Organo Metallics Opportunities 3D Charge Trapping NAND	83
	4.8	High-k / Metal Gate & Capacitor Market and Forecast	84
5	Inte	erconnect	87
_	5.1	Interconnect Trends	88
	5.2	Metal Plugs and Interconnect Materials CVD/ALD Metals Forecast	92
	5.3	Alternative Barrier, Interconnect and Capping Materials	_
	5.3.	1 Chemical Vapor Deposited Aluminum	94
	5.3.	2 Atomic Layer Deposition Development for Barrier Films	95
	5.3.	3 Copper Cap after CMP	96
6	Pre	cursor Delivery and Monitoring	97
7	ALI	D/CVD High-k & Metal Precursors Total Market Summary and Market Dy	namics.100
	7.1	Supply Value Chain	
	7.2	Market Shares	103
	7.2.	1 Regional Supplier Ranking	104

List of Figures

page #
Figure 1: A comparison of conformal growth - PVD, CVD vs. ALD
Figure 2: Volume production technology node transitions showing a slowdown starting
at 28/22nm
Figure 3: Some of the known limits of computation, which of many are materials
and/or process related. (Nature 512 (2014) 147)
Figure 4: Logic and Memory high-k devices in products by CVD and ALD processes
since early 2003 (J. Sundqvist, Baltic ALD 2014)
Figure 5: Paradigm shift from 2D to 3D scaling exemplified by 3D NAND FLASH 19
Figure 6: Selective ALD on Cu over SiO2 surfaces (ACS Nano, 2015, 9 (9), pp 8710–
8717) 20
Figure 7: The High-k / Metal Gate benefit vs. Poly/SiON (Globalfoundries Silicon Europa
2011) 21
Figure 8: The evolution of the transistor at Intel from 90 nm to 22 nm 22
Figure 9: Highly scaled Poly/SiON transistor technologies, the Qualcomm MSM8960 28
nm LP Snapdragon S3 Transistor Gate - TEM (Chipworks)
Figure 10: Comparison of Planar and 3D (TriGate/FinFET) CMOS Transistor. A) \geq 32
nm Intel, \geq 20 nm Foundries, B) \leq 22 nm Intel, \leq 14/16 nm Foundries, C) \leq 22 nm
Specific foundry customer products, D) ≤ 7 nm Future
Figure 11: InGaAs on Si wafer by imec employing aspect-ratio-trapping technology to
create III-V FinFETs on silicon with a high-quality InGaAs channel (left)
Figure 12: Imec logic device roadmap device technology features 2015 down to 5 nm.
Figure 13: TEM of complete gate-all-around InGaAs Nanowire FET and HRTEM of the
gate stack (IEDM 2015, Imec)
Figure 14: The evolution of metallic wire stacks from 1997 to 2010
Figure 15: ITRS Interconnects Roadmap for barriers and conductors (ITRS Summer
Meeting July 2015)
Figure 16: Metal 1 (M1) Process flow
Figure 17: ALD and CVD layers for metallization (Hwang et al "Atomic Layer Deposition for Comican dustage" 2014)
for Semiconductors" 2014)
Figure 18: Intel presenting a thin <2 nm ALD manganese silicate for replacing standard
>4 nm TaN barrier leaving additional lateral and vertical space for electroplated Cu lines
(Intel, AVS ALD2015, June 2015, Portland, USA)
Figure 19: Complete Co encapsulation of Cu solves two failure modes that leads to
shorts in sub 20 nm Cu interconnect. Co CVD Cu barrier/seed has improved wetting as
compared to Ta and reduces poor Cu fill behavior (left). A selective Co CVD cap on Cu
after CMP improve Cu enhances Cu adhesion to low-k and reduces Cu electromigration
(right) (Applied Materials)
logic substrate interconnected by TSV technology

Figure 21: The forecast of TSV 3D Packaging technologies showing the potential
increased growth due to implementation of stacked DRAM products for the smartphone
market (Yole, Silicon Saxony Day 2015)
Figure 22: The evolution of the stacked capacitor DRAM memory cell (Hwang et al
"Atomic Layer Deposition for Semiconductors" 2014)
Figure 23: Samsung key enabler technologies for DRAM scaling: a honeycomb cell
structure (top, left and right) and air-gap spacer (bottom)
Figure 24: Non-Volatile Memory Device Roadmap May 2014 Update with the new
version from SEMICON Korea 2016
Figure 25: Samsung 3D V-NAND TEM cross section showing the use of a ALD Al2O3
gate dielectric with a TiN/W Metal Gate stack connecting to the vertical charge trapping
ONO stack (SiO/SiN/SiO) with a central poly silicon substrate plate connection pillar.
(Chipworks)
Figure 26: ALD Enabled patterning: Representations of process flows in (a)
conventional patterning based on lithography and etching, (b) patterning based on
lithography and lift-off, (c) area-selective ALD by area-deactivation, and (d) area-
selective ALD by area-activation (Kessels et al, Nanoscale, 6 (2014), 10941)
Figure 27: A high overall selectivity to silicon >35:1 using a thin 20nm ALD ZrO2 for
50:1 aspect ratio silicon etch (Fraunhofer CNT)
Figure 28: An overview of materials for IC manufacturing that can be etched by
· · · · · · · · · · · · · · · · · · ·
chemical ALE (Prof. S.M. George, University of Boulder Colorado)
Figure 29: Selective growth, bottom up fill and selective sidewall deposition (Prof.
Engstrom, Cornell University)
Figure 30: Bottom up patterning via selective growth (T. Younkin, Intel, SPIE February
2015)
• • • • • • • • • • • • • • • • • • • •
Figure 32: Applied Materials Olympia chamber pre and post treatments in a spatial ALD
process mode
Figure 33: Time Line Logic Device Technology through 45 to 5 nm as presented at the
More Moore ITRS Stanford Summer Meeting 2015
Figure 34: The possible enablers to reduce interconnect resistance beyond 2020 (ITRS
Stanford Meeting 2015)
Figure 35: G450C tool installation status report as of October 2015 (SEMICON Europa)
Figure 36: Forecast Silicon Shipment Trends by Node and Product Type
(thousands of 200mm equivalent wafers/year)
Figure 37: Schematic diagrams of Intel 22 nm HKMG Tri-Gate P-type MOSFET (PFET)
and N-type MOSFET (NFET) showing major performance elements and insets of
schematic cross-sections showing gate stack detail for each device. (Tokyo Electron,
Materials 7 (2014) 2913)
Figure 38: The 65 nm (Intel) CMOS Poly/SiON Gate Dielectric Structure used for 90nm
through to 28nm showing a high resolution TEM cross section of the ~1.2nm SiON gate
dielectric
Figure 39: Device with High-k first Gate Dielectric Structure, which is a simple evolution
from Poly/SiON

Figure 40: Cross sections of 14nm Intel FinFET technology showing pMOS (left) and	
nMOS (right)	74
Figure 41: Planar Devices, Gate-First vs. Gate-Last Replacement Gate technology	75
Figure 42: DRAM Vertical Stacked Capacitor Application sub 65nm	80
Figure 43: Options for Ferroelectric HfO2, either as a FEIL or BEOL embedded NVM	
(Globalfoundries et al, IEDM 2013)	81
Figure 44: High-к Precursors for Capacitor (DRAM Memory)	83
Figure 45: High-k & Capacitor Metal Precursor Forecast (Logic, DRAM, NAND &	
Emerging Memory)	86
Figure 46: ALD barrier application replacing PVD barriers for the lower metallization	
levels	88
Figure 47: Revenue Forecast for ALD/CVD Metal Gate, Electrodes, Plug Metal (Metal (ე),
Barrier Precursors & Seeds	93
Figure 48: Thermal stability of ZyALD™ vs. TEMAZ (www.airliquide.com): Vapor	
Pressure (left) and Thermal Gravimetric Analysis (TGA, right)	98
Figure 49: Total ALD/CVD High-k & Metal Precursor Market development 2013 to 202	20.
1	00
Figure 50: High-k / ALD Precursor Supplier Market Share (% of WW Revenues) 2014	
	03

List of Tables

,	page #
Table 1: Front End of Line High k and Back End of Line Metal CVD/ALD Precursor Revenues Forecast (M USD/Yr)	10 12 36
trench to tubular capacitors	
Table 6: Memory technologies and material stack for respective technology Table 7: The Logic transistor and interconnect roadmap as presented at the More	
Moore ITRS Stanford Summer Meeting 2015	58
Table 10: Dielectric Constant of Transistor Gate and Memory Capacitor Dielectric	74
Material	tacks
Table 12: 2013 ITRS Interconnect Difficult Challenges	
Table 14: Organometallic Precursors: Synthesizers and Suppliers to the IC Market	
<u>Appendix</u>	
Annendiy A: Flements Background & Producers	106