



Electronics Materials Information

| 2017

TEHCET's Critical Materials Report on Advanced Insulating Dielectric Precursors

Prepared by

Jonas Sundqvist, Ph.D.

Edited by Ed Korczynski

TEHCET CA LLC

PO Box 3056

Rancho Santa Fe, CA 92067

www.techcet.com

info@techcet.com

[+1-480-382-8336](tel:+14803828336)

Table of Contents

1	Executive Summary	10
2	SCOPE	13
3	Fundamentals of dielectric thin film deposition	15
3.1	Dielectric CVD – DCVD	15
3.2	Atomic Layer Deposition - ALD	17
3.3	Spin-on Dielectrics (SOD)	18
4	IC Technology Trends & Roadmaps	20
4.1	Lithography - Multi-patterning and Hardmasks	20
4.2	Copper Interconnect	24
4.3	Logic Transistor Evolution	25
4.4	Extending FinFET to Horizontal Nanowires GAA FETs	34
4.5	Realizing vertical logic - going vertical (2.5/3D)	38
4.6	Memory Evolution	41
4.7	DRAM	41
4.7.1	10nm class DRAM	43
4.7.2	Hybrid Memory Cube	44
4.8	2D to 3D-NAND transition	46
5	Technical Challenges for Dielectrics Films	52
5.1	Dielectrics and 3D NAND	52
5.2	Interconnect Trends and Challenges	54
6	Dielectrics Materials and Precursors	56
6.1	Low-k Dielectrics	57
6.1.1	FSGs (Fluoro-silicate Glasses) and CDOs (Carbon Doped Oxides)	59
6.1.2	Spin-On Dielectrics (SOD)	59
6.1.3	Porous Low-k	60
6.1.4	Capping Layers and Barrier Dielectrics	63
6.2	Hardmasks and Diffusion Barriers	66
6.3	STI GAP FILL	67
6.4	Sidewall Spacer	71
6.5	PMD	77
6.6	Considerations for dielectric precursors	78
6.6.1	The CVD & ALD process	78
6.6.2	Spin-on precursors	82
6.6.3	Multi-Patterning	82
6.6.4	SADP – self aligned double patterning	83
6.7	Organic and inorganic precursors and related equipment set	85
6.8	Low Temp SiN Issues	92
6.9	ALD SiO₂	92
6.10	Precursor Delivery	93

7	MARKET LANDSCAPE	97
7.1	Supply Value Chain Issues and Trends.....	99
7.2	Dielectric precursor market shares	103
7.3	Supply Base in Korea.....	104
7.4	Market Size/Forecast	107
8	Future Outlook for Dielectric Precursors	111
8.1	IP filing fo Dielectric CVD, ALD and Precursor.....	111
9	Suppliers Profiles	121
9.1	Adeka	121
9.2	Air Liquide S.A.....	122
9.3	DNF "Dream New Future"	123
9.4	Dow Corning	124
9.5	Digital Speciality Chemicals (DSC).....	125
9.6	Entegris (previously ATMI).....	126
9.7	Fujifilm	126
9.8	Gelest, Inc.	127
9.9	Honeywell International Inc.	128
9.10	Kojundo Chemical Laboratory.....	129
9.11	Merck's EMD Performance Materials (previously Epichem, SAFC Hitech and AZ).....	130
9.12	Nanmat Technology Co. Ltd.	131
9.13	Nova-Kem LLC	132
9.14	Praxair.....	134
9.15	Soulbrain Co., Ltd.....	135
9.16	TCI Chemicals.....	136
9.17	UP Chemical Co., Ltd.	137
9.18	Versum Materials, Inc. (previously Air Products Chemical Inc.).....	137

List of Figures

	page #
Figure 1 : Dielectric precursor segmentation and market share.	11
Figure 2 : Annual Wafer Starts Logic and Memory (Source: TECHCET)	14
Figure 3 : The fundamental differences between continuous, pulsed and atomic layer processing (Prof. Fred Roozeboom TU Eindhoven, High-k Workshop Dresden March 2016)	17
Figure 4 : CVD vs. Spin on Deposition, spin on deposition is a none-vacuum technology however requires a cure (bake) process step post deposition to evaporate trapped solvent. Currently CVD dominates for $k > 2.5$ and for blanket depositions, while SOD has advantages for porous (Dream New Future, Product Catalogue, 2017).....	18
Figure 5 : self-aligned quadruple patterning (SAQP) cross-sectional schematics (top) and SEM cross-sections (bottom) showing the basic process flow from left to right: patterning of the first core (brown) onto a mandrel (green), ALD of silicon dioxide (light blue), etching of the first spacers, etching of the mandrel to produce the second core, second ALD of silicon dioxide; and etching of the second spacers and silicon nitride pad (dark blue). (Source: Coventor, 14 May 2016, SPIE Newsroom).....	21
Figure 6 : To transfer a pattern on wafer, KrF resist in wide patterns works well, while ArF resist in narrow patterns results in pattern-collapse, requiring the use of a hardmask for selectivity to underlying material during etching. Depending upon the etch scheme, the lower Carbon HardMask (CHM, or Amorphous Carbon Layer, or Spin-On Carbon) may also function as the mask. (Source: DNS Company presentation 2017) ..	22
Figure 7 : Dimensional scaling under pressure (An Steegen, IMEC, ISS 2017).....	24
Figure 8 : the recent trend from top-down lithography to self-alignment and bottom-up patterning approaches (Source: Rob Clarke, TEL, CMC Conference 2017).....	26
Figure 9 : The evolution of High-k / Metal Gate Transistors, from the first planar 45nm to the latest 14nm node. (Source: Ivo Raajmakers, ASMI 2016)	27
Figure 10 : Comparison of CMOS Transistor used today. (A) Planar, (B) FD-SOI and (C) FinFET.....	28
With respect to dielectrics, the uses in state-of-the-art 10nm FinFET technology are Low-k, High-k, liners and even dielectric air-gaps (Figure 11).	28
Figure 12 : Possible uses for dielectrics in state of the art 10nm FinFET Technology : Low-k, High-k, liners, and even dielectric air-gaps (Source: IBM and GlobalFoundries, IEDM 2016)	29
Figure 13 : Gartner roadmap modified by realities 2016 (Source: Solid State Technology Seminar Dec 15, 2016).....	29
Figure 14 : After the introduction at 22 nm by Intel of "TriGate" FinFETs, a taller and narrower fin leads to a more vertical profile in 14nm, which continues at 10nm with the vertical profile even more distinct (Source: Intel technology Forum, March 2017)	31
Figure 15 : Self-aligned contacts solve misalignment. (Source: Kaizad Mistry, Intel 2014)	32
Figure 16 : Leading Edge Logic Node Transitions (TEHCET, March 2017)	33

Taller fins, however, are subject to parasitic capacitance which degrades the transistor performance. To reduce the capacitance, the industry has proposed to insert low-k spacers or air-gaps into the FinFET scheme (Figure 17).....34

Figure 18 : Schematic of partial air spacers (left), and TEM cross-section of FinFET gates, showing spacers between gates and contacts (Source: IBM & GlobalFoundries, IEDM2016)34

Figure 19 : A Gate-all-around FET that could come into play at 5nm or 3nm nodes. (Source: École Polytechnique Fédérale De Lausanne)35

Figure 20 : IMEC's CMOS Roadmap. (Source: Ann Steegen, ISS 2017)36

Figure 21 : Imec has achieved the CMOS integration of vertically stacked gate-all-around (GAA) silicon nanowire MOSFETs. (Source: Imec, IEDM2016).....37

Figure 22 : Three principal Cross-section simulation of (a) FinFET, (b) nanowire, and (c) nanosheet. Source: IBM.38

Figure 23 : Leti roadmap for introducing monolithic 3D Logic scaling at 5 nm (CEA/Leti 2016)39

Figure 24 : DRAM vs. NAND Flash (Samsung 2016).....41

Figure 25 : The DRAM node transitions 65 to 7nm (TEHCET, March 2017).42

Figure 26 : Samsungs Ultra-thin dielectric layer deposition explained (Samsung 2016) 43

Figure 27: Schematic cross section of SK-Hynix HBM module and below the Micron Hybrid Memory Cube, both showing stacked DRAM chips on a carrier or logic substrate interconnected by TSV technology.44

Figure 28 : TSV Stacked Memory Patent Landscape Analysis (Sept. 2016) from KnowMade, a technology intelligence and IP strategy consulting company.45

Figure 29 : The implications of the transition to 3D-NAND, less dielectrics for multiple patterning but more for the multilayer stack as well as etch hardmasks. (Source: Applied Materials).47

Figure 30 : NAND wafer forecast showing the 2D to 3D-NAND transition at full speed today (TEHCET March, 2017).....48

Figure 31 : Intel and Micron unique material compounds and a cross point architecture for a NVM memory technology. (Source: Intel & Micron)50

Figure 32 : Ferroelectric hafnium oxide by ALD can be integrated in 3D capacitors (FRAM) in BEOL as well as in a FEOL HKMG stack (FeFETs) (Source: GlobalFoundries, Fraunhofer IEDM 2014).....51

Figure 33 : a simplified version of the key process steps for 3D NAND fabrication. (Lam Research, 2017)53

Figure 34 : TEM cross section from a 3DNAND oxide/nitride stack showing extremely low roughness between the individual oxide/nitride layers (Left, Ehud Tzuri, Applied Materials) and the impact of defects and non-uniformity or thickness drift (right, Lam Research 2017).....54

Figure 35 : ITRS 2015 Low-k roadmap progression (ITRS 2015)58

Figure 36: Low-k generations until 22 nm (TEHCET, 2016 illustrated)60

Figure 37: Pore Size Distribution Challenges (TEHCET 2016, illustrated)61

Figure 38 : Air gap technology for Interconnects (ITRS 2015).....63

Figure 39 : PECVD development of low-k using pore and structure formers /Versum Materials, SEMICON Taiwan 2016).....65

Figure 40 : FinFET FEOL process modules (a) Fin Definition and STI, (b) sacrificial gate module, (c) spacers and embedded SiGe, (d) Replacement Metal Gate and (e) Middle of Line modules. (Source: Coventor 2015).....	69
Figure 41 : Shallow Trench Isolation after densification	70
Figure 42 : Profile of shallow trench isolation after HDP.....	71
Figure 43 : Sidewall spacer formation.....	72
Figure 44 : Sidewall spacer lateral offsets.....	72
Figure 45 : A cartoon illustrating spacer sidewall thickness in single pitch (d) and double pitch (d') regions.	73
Figure 46 : FinFET Sidewall spacer technology (COVENTOR FinFET FEOL flow White Paper).....	74
Figure 47 : Phase diagram for Si-Ge showing the much lower melting point of Ge rich SiGe channel materials and therefore reducing the thermal budget available for those devices.....	75
Figure 48 : Reduction in temperature windows for ALD processes by introducing plasma activated as well as novel precursors (Source: Ivo Raajmakers, ASMI at ISS 2016).....	75
Figure 49 : In PEALD employing BTBAS for growing SiN it is very important to optimize precursor residence time as well as plasma conditioning creating reactive ALD surface for incoming Si-precursor. (Source: TU Eindhoven, Tyndall)	77
Figure 50 : SDQP (Ivo Raajmakers, ASMI 2016).....	83
Figure 51 : PEALD processing can adjust for CD non-uniformities and the selection of spacer material beyond SiO2 allow tuning of etch selectivity (Ivo Raajmakers, ASMI 2016).....	84
Figure 52 : The most basic types of reactor geometries used in CVD and ALD 300mm process equipment.....	86
Figure 53 : Global market share for dielectric precursors (TEHCET 2017).	104
Figure 54: Regional Market Shares 2016/2017 (TEHCET 2017)	105
Figure 55 : Dielectric precursor segmentation and market share.	108
Figure 56 : Dielectric precursor market forecast.....	109
Figure 57 : The relative age distribution of segmented dielectric precursors filed by OEMs, Chemical companies, Fabricators and research organization the last two decades.	113
If you study the IP filed by IDMs, Foundries and R&D Organizations (Figure 58) it is striking that neither Intel, Hynix nor Imec seems to have a strategy to protect IP for dielectric CVD & ALD processes. The IP lead is clearly by those operating leading edge Logic and Memory fabs : IBM, Micron, Samsung, Toshiba, TSMC, Toshiba and UMC. Semiconductor Energy Lab is an Japanese R&D organization focusing on building IP portfolios and Licensing.....	
Figure 59 : Distribution of dielectric precursor IP by OEMs, IDM/Foundries and Chemical Suppliers.	114
Figure 60 : Filed IP by chemical suppliers.....	115
Figure 61 : Filed IP by wafer equipment suppliers.....	116
Figure 62 : Filed IP by IDMs, Foundries and R&D Organizations.....	117
Figure 63 : Filed IP in the field of Atomic Layer deposition (IAMIP AB)	117
Figure 64 : Global Filed IP in the field of Atomic Layer deposition (IAMIP AB).....	119

Figure 65 : PEALD publications for dielectrics ass tracked by plasma-ald.com 119

List of Tables

	page #
Table 1. Critical thermal budget steps summary in a planar FDSOI integration and CoolCube process for top FET in 3D-VLSI. (Source: CEA/Leti and Qualcomm Technologies, VLSI Symposium 2015)	40
Table 5: Precursors By Application	81
Table 6: Applied Materials product line up supporting insulating dielectrics deposition and curing	88
Table 7: TEL product line up supporting insulating dielectrics deposition and curing....	89
Table 8: ASM International product line up supporting insulating dielectrics deposition and curing	89
Table 10: Insulator Precursors: Synthesizers and Suppliers to the IC Market.....	101
Table 11: SOD Precursors/Suppliers	103
Table 12: Korean advanced semiconductor materials suppliers	106