

2020



TEHCET TRENDS REPORT MATERIAL SUPPLY-CHAIN CHALLENGES

Prepared by:

Terry Francis

Edited by Lita Shon-Roy

TEHCET CA LLC
11622 El Camino Real #100
San Diego, CA 92130
www.TEHCET.com
info@TEHCET.com
+1 480.382.8336

RESEARCH METHODOLOGY

TEHCET employs subject matter experts having first-hand experience within the industries which they analyze. Most of TEHCET's analysts have over 25 years of direct and relevant experience in their field. Our analysts survey the commercial and technical staff of IC manufacturers and their suppliers and conduct extensive research of literature and commerce statistics to ascertain the current and future market environment and global supply risks. Combining this data with TEHCET's proprietary, quantitative wafer forecast results in a viable long-term market forecast for a variety of process materials.

Readers Note: This report represents the interpretation and analysis of information generally available to the public or released by responsible agencies or individuals. Data was obtained from sources considered reliable. However, accuracy or completeness is not guaranteed.

Table of Contents

1. Executive Summary	8
2. Scope.....	11
3. Introduction	12
3.1. Damascene/ Interconnect Background & Overview	12
3.2. Packaging Background and Overview.....	16
3.3. Bumping, Cu Pillar and micro bumps.....	17
3.4. RDL.....	20
3.5. Interposers.....	24
4. Advanced packaging growth in Silicon	26
5. Plating Materials Description and Overview.....	29
5.1. Additives	29
5.2. Cobalt ELD For Fill and CoWP	30
5.2.1. Cobalt CoWP ELD [Christine help!!!].....	33
5.2.2. 3.4.4 Cobalt Additives	34
6. Copper Plating Baths.....	35
6.1. Additives – Cu Plating Packaging	36
6.1.1. Purity – Cu Plating.....	36
6.1.2. Outlook – Cu Plating	36
7. Copper Plating Market Landscape for Damascene and Packaging	38
7.1. Market Share.....	38
7.2. ASIA Market.....	41
7.3. ECD Chemical Demand Cu and Cobalt.....	44
7.4. Chemical concentration	44
7.5. Chemical volumes.....	45
7.6. Chemical Revenue	48
7.7. Cobalt Revenue and Volumes.....	51
8. FE Damascene Technology Drivers & Trends.....	55
8.1. Damascene	55
8.2. COBALT	57
9. Packaging Technology Drivers & Trends	62
9.1. Packaging Tech Trends Overview.....	62
9.2. Market Trends – Advanced Packaging	63
9.3. Cu Pillar.....	65
9.4. Flip Chip.....	66
9.5. WLP or Fan In WLP	67
9.6. Market Trends FOWLP.....	68
9.7. Market Trends TSV.....	69
10. Alternatives	72
10.1. Ruthenium	72
11. Solder Bump Market Trends.....	74

12.	Appendix A: Sn/Ag/X Solder (from 2018 TECHCET CMR)	79
12.1.	A.1 Technical Trends and Applications	79
12.2.	A.2 Supply Chain Issues	81
12.3.	A.3 Market Landscape	81
12.4.	A.4 Technology Trends	83
13.	Appendix b: UBM	85
14.	Appendix C. Damascene	88
14.1.	Cu-pillar	93
14.1.1.	TSV	95
15.	Appendix D: Packaging	99
15.1.	FLIP CHIP	99
15.2.	Advanced Flip Chip	101
15.3.	FOWLP	102
15.4.	2.5D/3D with TSVs	102
15.5.	G.5 EMIB	103
16.	Appendix H. Equipment suppliers	104

List of Figures

Figure 1	Advanced Packaging Volumes (millions of wafer starts, in 200mm equiv.)	9
Figure 2	Intel 10nm Stack (Patterning Details included)	14
Figure 3	MOL and BEOL technology Nodes	15
Figure 4	Metal Plating Levels versus Technology nodes	16
Figure 5	Solder bump with UBM	17
Figure 6	Bumping Techniques	18
Figure 7	Cu Pillar cross section	18
Figure 8	IMC layer	20
Figure 9	Redistribution Layer	23
Figure 10	Relationship Between Interposer, Die and Substrate	25
Figure 11	Package Technology (as a % of 200mm Equiv wafers)	26
Figure 12	Advanced Packaging Si Demand Growth & Market (Techet)	27
Figure 13	Cross sectional schematic of the Co bottom-up contact fill and via prefill	32
Figure 14	Via resistance simulation based on thin film resistivity data as a function of the critical dimension (CD) of the via with AR 2 or 10 filled with Cu (TaN barrier), W (TiN barrier) and compared to barrier less Co vias (IMEC, 2007)	33
Figure 15	Novellus plating bath	37
Figure 16	Damascene Cu Plating Chemicals Market Share Est. (% of total revenues) ..	39

Figure 17 Cu Plating Chemicals Market Share Est. (% of total revenues)	39
Figure 18 CuSO4 Consumption / Year.....	46
Figure 19 Damascene Additives per Year	47
Figure 20 Packaging Additives per Year	47
Figure 21 Revenue for VMS	48
Figure 22 Damascene Copper EP Chemicals Revenue Forecast.....	49
Figure 23 Packaging Copper EP Chemicals Revenue Forecast	50
Figure 24 Cu RDL Revenue	51
Figure 25 Cobalt ELD Revenue (\$000's USD).....	53
Figure 26 Cobalt ELD Volume Demand (Kg)	54
Figure 27 Cu Extension to 7nm (Conventor).....	56
Figure 28 Metal Roadmap.....	58
Figure 29 Beyond Co and Ru (IMEC, IEDM Short Course).....	61
Figure 30 Package Trends	63
Figure 31 Flip Chip Growth	67
Figure 32 WLP Trends	68
Figure 33 Market Trends FOWL P.....	69
Figure 34 Market Trends TSV.....	70
Figure 35 Hynix HBM2.....	71
Figure 36 Bump Wafer Production by Pitch(Techcet)	76
Figure 37 Mass Reflow (Underfill) vs TC-NDP (Thermo-Compression)	77
Figure 38 SnAg and Sn Solder Plating Market Forecast	78
Figure 39 SnPB vs SnAgCu Process Window.....	80
Figure 40 SAC Solders Ranked by Cost (Indium)	83
Figure 41 Solder, Cu-Pillars and Bumps (DOW)	84
Figure 42 XRF data for UBM and RDL stacks	86
Figure 43 Why control bump composition?.....	87
Figure 44 Cross Section Interconnect Damascene Process.....	88
Figure 45 IBM milestones for Cu BEOL Edelstein	89
Figure 46 Via Resistance (IMEC, IEDM short course)	90
Figure 47 Cu electroplating chemistry (Novellus)	91
Figure 48 Superfilling Mechanism	91

Figure 49 TSV Process Flow (AMAT)	97
Figure 50 TSV Processing Challenge	98
Figure 51 Flip Chip and Technology nodes	99
Figure 52 Figure 53 Packaging Types (ref: BESI)	100
Figure 54 FOWLP (DOW)	102
Figure 55 AMD High-Bandwidth Memory (HBM)	103
Figure 56 EMIB (Intel)	103
Figure 57 Wafer Plating Tool	105

List of Tables

Table 1 Packaging Growth	8
Table 2 Copper & Cobalt Metal Chems Revenues	10
Table 3 Logic versus Memory Challenges	13
Table 4 RDL Additives Priority	22
Table 5 Electroplating Chemical Company Market Share	38
Table 6 Asia Electroplating Chemical Companies Market Share	41
Table 7 Supplier Profiles Spreadsheet (partial)	43
Table 8 Interconnect Technology Trends	60
Table 9 Plated Solder versus Paste (Umisem)	75
Table 10 Solder Material Cost Analysis	82
Table 11 Solder Supplier Market Share Ranking	82
Table 12 TSMC & Intel Cu-Pillar Process	95
Table 13 Cu-Pillar Dimension Roadmap	95